diff options
author | Richard Sandiford <rdsandiford@googlemail.com> | 2012-08-27 09:53:29 +0100 |
---|---|---|
committer | Michael Roth <mdroth@linux.vnet.ibm.com> | 2012-08-28 01:50:03 -0500 |
commit | bc4321e754e8fadac0d8173c73719700a8c98d4a (patch) | |
tree | f37d5f773d71d14a6e9bd7a2a9c0c4e236b01281 | |
parent | Fix operands of RECIP2.S and RECIP2.PS (diff) | |
download | qemu-kvm-bc4321e754e8fadac0d8173c73719700a8c98d4a.tar.gz qemu-kvm-bc4321e754e8fadac0d8173c73719700a8c98d4a.tar.bz2 qemu-kvm-bc4321e754e8fadac0d8173c73719700a8c98d4a.zip |
Fix order of CVT.PS.S operands
The FS input to CVT.PS.S is the high half and FT is the low half.
tcg_gen_concat_i32_i64 takes the low half first, so the operands
were in the wrong order.
Signed-off-by: Richard Sandiford <rdsandiford@googlemail.com>
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
(cherry picked from commit 13d24f49720a3e7b35a21222ef182c8513f139db)
Signed-off-by: Michael Roth <mdroth@linux.vnet.ibm.com>
-rw-r--r-- | target-mips/translate.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/target-mips/translate.c b/target-mips/translate.c index 79018f0f4..7687566e8 100644 --- a/target-mips/translate.c +++ b/target-mips/translate.c @@ -6900,7 +6900,7 @@ static void gen_farith (DisasContext *ctx, enum fopcode op1, gen_load_fpr32(fp32_0, fs); gen_load_fpr32(fp32_1, ft); - tcg_gen_concat_i32_i64(fp64, fp32_0, fp32_1); + tcg_gen_concat_i32_i64(fp64, fp32_1, fp32_0); tcg_temp_free_i32(fp32_1); tcg_temp_free_i32(fp32_0); gen_store_fpr64(ctx, fp64, fd); |